COMMODORE SEMICONDUCTOR GROUP
a division of Commodore Business Machines, Inc.
950 Rittenhouse Road, Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

HMOS

6510 MICROPROCESSOR WITH I/O

DESCRIPTION

The 6510 is a low-cost microprocessor capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0001 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.

The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

FEATURES OF THE 6510 . . .

- 8-Bit Bi-Directional I/O Port
- Single +5 volt supply
- HMOS, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz and 3 MHz operation
- Use with any type or speed memory
- 4 MHz operation availability expected in 1986.

PIN CONFIGURATIONS

6510

ϕ_1 IN	1	40	$\overline{RES}$
RDY	2	39	ϕ_2 OUT
$\overline{IRQ}$	3	38	R/W
$\overline{NMI}$	4	37	DB_0
AEC	5	36	DB_1
V_{CC}	6	35	DB_2
A_0	7	34	DB_3
A_1	8	33	DB_4
A_2	9	32	DB_5
A_3	10	31	DB_6
A_4	11	30	DB_7
A_5	12	29	P_0
A_6	13	28	P_1
A_7	14	27	P_2
A_8	15	26	P_3
A_9	16	25	P_4
A_{10}	17	24	P_5
A_{11}	18	23	A_{15}
A_{12}	19	22	A_{14}
A_{13}	20	21	V_{SS}

6510-1

$\overline{RES}$	1	40	ϕ_2IN
ϕ_1 IN	2	39	R/W
$\overline{IRQ}$	3	38	DB_0
AEC	4	37	DB_1
V_{CC}	5	36	DB_2
A_0	6	35	DB_3
A_1	7	34	DB_4
A_2	8	33	DB_5
A_3	9	32	DB_6
A_4	10	31	DB_7
A_5	11	30	P_0
A_6	12	29	P_1
A_7	13	28	P_2
A_8	14	27	P_3
A_9	15	26	P_4
A_{10}	16	25	P_5
A_{11}	17	24	P_6
A_{12}	18	23	P_7
A_{13}	19	22	A_{15}
V_{SS}	20	21	A_{14}

6510-2

$\overline{RES}$	1	40	ϕ_2 OUT
ϕ_2 IN	2	39	R/W
$\overline{IRQ}$	3	38	DB_0
AEC	4	37	DB_1
V_{CC}	5	36	DB_2
A_0	6	35	DB_3
A_1	7	34	DB_4
A_2	8	33	DB_5
A_3	9	32	DB_6
A_4	10	31	DB_7
A_5	11	30	P_0
A_6	12	29	P_1
A_7	13	28	P_2
A_8	14	27	P_3
A_9	15	26	P_4
A_{10}	16	25	P_5
A_{11}	17	24	P_6
A_{12}	18	23	P_7
A_{13}	19	22	A_{15}
V_{SS}	20	21	A_{14}



6510 BLOCK DIAGRAM

6510 CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V_{CC}	−0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	−0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	T_A	0 to + 70	C
STORAGE TEMPERATURE	T_{STG}	−55 to + 150	C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, Vss = 0, T_A = 0° to + 70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage $Ø_1$, $Ø_2$(in) — 6510-1 $Ø_1$ (in) — 6510, 6510-2 $\overline{RES}$, P_0-P_7 $\overline{IRQ}$, Data	VIH	V_{CC}- 0.2 2.4 2.0	— — —	Vcc + 1.0V — —	Vdc Vdc Vdc
Input Low Voltage $Ø_1$ (in) — 6510, 6510-2 $Ø_1$, $Ø_2$(in) — 6510-1 $\overline{RES}$, P_0-P_7 $\overline{IRQ}$, Data	VIL	— — —	— — —	0.4 0.2 0.8	Vdc Vdc Vdc
Input Leakage Current (V_{in} = 0 to 5.25V, Vcc = 5.25V) Logic $Ø_1$, $Ø_2$(in)	Iin	— —	— —	2.5 100	μA μA
Three State (Off State) Input Current (V_{in}=0.4 to 2.4V, Vcc = 5.25V) DB_0-DB_7, A_0-A_{15}, R/W	ITSI	—	—	10	μA
Output High Voltage (I_{OH} = −100μAdc, Vcc = 4.75V) Data, A0-A15, R/W, P_0-P_7	VOH	2.4	—	—	Vdc
Out Low Voltage (I_{OL} = 1.6mAdc, Vcc = 4.75V) Data, A0-A15, R/W, P_0-P_7	VOL	—	—	0.5	Vdc
Power Supply Current	ICC	—	—	130	mA
Capacitance (V_{in} = 0, T_A = 25°C, f = 1 MHz) Logic, P_0-P_7 Data A0-A15, R/W $Ø_1$ $Ø_2$	C C_{in} C_{out} $C_{Ø1}$ $C_{Ø2}$	— — — — —	— — — 30 50	10 15 12 50 80	pF

6510, 6510-2
Internal Clock Format



6510-1
Two Phase Clock Input Format



TIMING FOR READING DATA FROM MEMORY OR PERIPHERALS

6510, 6510-2
Internal Clock Format



6510-1
Two Phase Clock Input Format



TIMING FOR WRITING DATA TO MEMORY OR PERIPHERALS

AC CHARACTERISTICS

1 MHz TIMING | **2 MHz TIMING** | **3 MHz TIMING**

ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 5%, V_{SS} = 0V, T_A = 0 –70 C)
Minimum Clock Frequency = 50 KHz

CLOCK TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	T_{CYC}	1000	—	—	500	—	—	333	—	—	ns
Clock Pulse Width Ø1 IN (Measured at VCC-0.2V) Ø2 IN	PWHØ1 PWHØ2	430 470	— —	— —	215 235	— —	— —	150 160	— —	— —	ns ns
Fall Time, Rise Time Ø1 IN, Ø2 IN (Measured from 0.2V to VCC-0.2V)	T_F, T_R	—	—	10	—	—	10	—	—	10	ns
Delay Time between Clocks (Measured at 0.2V) 6510-1	T_D	0	—	—	0	—	—	0	—	—	ns
Ø1 in Pulse Width (Measured at 1.5V)	PWØ1	460	—	520	240	—	260	170	—	180	ns
Ø2 OUT Pulse Width* (Measured at 1.5V)	PWØ2	420	—	510	200	—	250	130	—	170	ns
Ø2 OUT Rise, Fall Time (Measured 0.4V to 2.0V)*	T_R, T_F	—	—	25	—	—	25	—	—	25	ns

READING/WRITE TIMING (LOAD=1 TTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from 6510	T_{RWS}	—	100	300	—	100	150	—	100	110	ns
Address Setup Time from 6510	T_{ADS}	—	100	300	—	100	150	—	100	125	ns
Memory Read Access Time	T_{ACC}	—	—	575	—	—	300	—	—	170	ns
Data Stability Time Period	T_{DSU}	100	—	—	60	—	—	40	—	—	ns
Data Hold Time-Read	T_{HR}	10	—	—	10	—	—	10	—	—	ns
Data Hold Time-Write	T_{HW}	10	30	—	10	30	—	10	30	—	ns
Data Setup Time from 6510	T_{MDS}	—	150	200	—	75	100	—	75	90	ns
Address Hold Time	T_{HA}	10	30	—	10	30	—	10	30	—	ns
R/W Hold Time	T_{HRW}	10	30	—	10	30	—	10	30	—	ns
Delay Time, Ø2 negative transition to Peripheral Data valid	T_{PDW}	—	—	300	—	—	150	—	—	125	ns
Peripheral Data Setup Time	T_{PDSU}	300	—	—	150	—	—	100	—	—	ns
Address Enable Setup Time	T_{AES}	—	—	75	—	—	75	—	—	75	ns
Data Enable Setup Time	T_{DES}	—	—	120	—	—	120	—	—	120	ns
Address Disable Hold Time*	T_{AED}	—	—	120	—	—	120	—	—	120	ns
Data Disable Hold Time*	T_{DED}	—	—	130	—	—	130	—	—	130	ns
Peripheral Data Hold Time	T_{PDH}	30	—	—	20	—	—	10	—	—	ns

*Note — 1 TTL Load, CL=30 pF

SIGNAL DESCRIPTION

Clocks ($\emptyset_1$, $\emptyset_2$)

The 6510 requires either a two phase non-overlapping clock that runs at the Vcc voltage level, or an external control for the internal clock generator.

Address Bus (A_0-A_{15})

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D_0-D_7)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request ($\overline{IRQ}$)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The micorprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus, R/W, and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (P_0-P_7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to *the entire 65K bytes of addressable memory.*

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is — 128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET — ALPHABETIC SEQUENCE

ADS	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift left One Bit (Memory or Accumulator)
BCC	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Result Zero
BIT	Test Bits in Memory with Accumulator
BMI	Branch on Result Minus
BNE	Branch on Result not Zero
BPL	Branch on Result Plus
BRK	Force Break
BVC	Branch on Overflow Clear
BVS	Branch on Overflow Set
CLC	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP	Compare Memory and Accumulator
CPX	Compare Memory and Index X
CPY	Compare Memory and Index Y
DEC	Decrement Memory by One
DEX	Decrement Index X by One
DEY	Decrement Index Y by One
EOR	"Exclusive or" Memory with Accumulator
INC	Increment Memory by One
INX	Increment Index X by One
INY	Increment Index Y by One
JMP	Jump to New Location
JSR	Jump to New Location Saving Return Address
LDA	Load Accumulator with Memory
LDX	Load Index X with Memory
LDY	Load Index Y with Memory
LSR	Shift One Bit Right (Memory or Accumulator)
NOP	No Operation
ORA	"OR" Memory with Accumulator
PHA	Push Accumulator on Stack
PHP	Push Processor Status on Stack
PLA	Pull Accumulator from Stack
PLP	*Pull Processor Status from Stack*
ROL	Rotate One Bit Left (Memory or Accumulator)
ROR	Rotate One Bit Right (Memory or Accumulator)
RTI	Return from Interrupt
RTS	Return from Subroutine
SBC	Subtract Memory from Accumulator with Borrow
SEC	Set Carry Flag
SED	Set Decimal Mode
SEI	Set Interrupt Disable Status
STA	Store Accumulator in Memory
STX	Store Index X in Memory
STY	Store Index Y in Memory
TAX	Transfer Accumulator to Index X
TAY	Transfer Accumulator to Index Y
TSX	Transfer Stack Pointer to Index X
TXA	Transfer Index X to Accumulator
TXS	Transfer Index X to Stack Register
TYA	Transfer Index Y to Accumulator

PROGRAMMING MODEL



INSTRUCTION SET—OP CODES, Execution Time, Memory Requirements

MNEMONIC	OPERATION	IMMEDIATE OP	N	#	ABSOLUTE OP	N	#	ZERO PAGE OP	N	#	ACCUM. OP	N	#	IMPLIED OP	N	#	(IND. X) OP	N	#	(IND. Y OP	N	#	Z. PAGE, X OP	N	#	ABS. X OP	N	#	ABS. Y OP	N	#	RELATIVE OP	N	#	INDIRECT OP	N	#	Z. PAGE, Y OP	N	#	CONDITION CODES N	Z	C	I	D	V
ADC	A + M + C → A	69	2	2	6D	4	3	65	3	2							61	6	2	71	5	2	75	4	2	7D	4	3	79	4	3														
AND	A ∧ M → A	29	2	2	2D	4	3	25	3	2							21	6	2	31	5	2	35	4	2	3D	4	3	39	4	3														
ASL	C ← 7 0 ← 0				0E	6	3	06	5	2	0A	2	1										16	6	2	1E	7	3																
BCC	BRANCH ON C = 0																															90	2	2										
BCS	BRANCH ON C = 1																															B0	2	2										
BEQ	BRANCH ON Z = 1																															F0	2	2										
BIT	A ∧ M				2C	4	3	24	3	2																																		M6	M7
BMI	BRANCH ON N = 1																															30	2	2										
BNE	BRANCH ON Z = 0																															D0	2	2										
BPL	BRANCH ON N = 0																															10	2	2										
BRK														00	7	1																												
BVC	BRANCH ON V = 0																															50	2	2										
BVS	BRANCH ON V = 1																															70	2	2										
CLC	0 → C													18	2	1																												0	
CLD	0 → D													D8	2	1																													0
CLI	0 → I													58	2	1																												0	
CLV	0 → V													B8	2	1																													0
CMP	A − M	C9	2	2	CD	4	3	C5	3	2							C1	6	2	D1	5	2	D5	4	2	DD	4	3	D9	4	3														
CPX	X − M	E0	2	2	EC	4	3	E4	3	2																																			
CPY	Y − M	C0	2	2	CC	4	3	C4	3	2																																			
DEC	M − 1 → M				CE	6	3	C6	5	2													D6	6	2	DE	7	3																
DEX	X − 1 → X													CA	2	1																													
DEY	Y − 1 → Y													88	2	1																													
EOR	A ⊻ M → A	49	2	2	4D	4	3	45	3	2							41	6	2	51	5	2	55	4	2	5D	4	3	59	4	3														
INC	M + 1 → M				EE	6	3	E6	5	2													F6	6	2	FE	7	3																
INX	X + 1 → X													E8	2	1																													
INY	Y + 1 → Y													C8	2	1																													
JMP	JUMP TO NEW LOC				4C	3	3																												6C	5	3							
JSR	JUMP SUB				20	6	3																																					
LDA	M → A	A9	2	2	AD	4	3	A5	3	2							A1	6	2	B1	5	2	B5	4	2	BD	4	3	B9	4	3														

MNEMONIC	OPERATION	IMMEDIATE OP	N	#	ABSOLUTE OP	N	#	ZERO PAGE OP	N	#	ACCUM. OP	N	#	IMPLIED OP	N	#	(IND. X) OP	N	#	(IND. Y OP	N	#	Z. PAGE, X OP	N	#	ABS. X OP	N	#	ABS. Y OP	N	#	RELATIVE OP	N	#	INDIRECT OP	N	#	Z. PAGE, Y OP	N	#	CONDITION CODES N	Z	C	I	D	V
LDX	M → X	A2	2	2	AE	4	3	A6	3	2																			BE	4	3							B6	4	2						
LDY	M → Y	A0	2	2	AC	4	3	A4	3	2													B4	4	2	BC	4	3																	
LSR	0 → 7 0 → C				4E	6	3	46	5	2	4A	2	1										56	6	2	5E	7	3																
NOP	NO OPERATION													EA	2	1																													
ORA	A ∨ M → A	09	2	2	0D	4	3	05	3	2							01	6	2	11	5	2	15	4	2	1D	4	3	19	4	3														
PHA	A → Ms	S − 1 → S												48	3	1																													
PHP	P → Ms	S − 1 → S												08	3	1																													
PLA	S + 1 → S	Ms → A												68	4	1																													
PLP	S + 1 → S	Ms → P												28	4	1																													(RESTORED)
ROL	7 0 C				2E	6	3	26	5	2	2A	2	1										36	6	2	3E	7	3																
ROR	C 7 0				6E	6	3	66	5	2	6A	2	1										76	6	2	7E	7	3																
RTI	RTRN INT													40	6	1																													(RESTORED)
RTS	RTRN SUB													60	6	1																													
SBC	A − M − C → A	E9	2	2	ED	4	3	E5	3	2							E1	6	2	F1	5	2	F5	4	2	FD	4	3	F9	4	3														
SEC	1 → C													38	2	1																												1	
SED	1 → D													F8	2	1																													1
SEI	1 → I													78	2	1																													
STA	A → M				8D	4	3	85	3	2							81	6	2	91	6	2	95	4	2	9D	5	3	99	5	3														
STX	X → M				8E	4	3	86	3	2																													96	4	2						
STY	Y → M				8C	4	3	84	3	2													94	4	2																				
TAX	A → X													AA	2	1																													
TAY	A → Y													A8	2	1																													
TSX	S → X													BA	2	1																													
TXA	X → A													8A	2	1																													
TXS	X → S													9A	2	1																													
TYA	Y → A													98	2	1																													

1. ADD 1 TO "N" IF PAGE BOUNDRY IS CROSSED
2. ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE
   ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE
3. CARRY NOT-BORROW
4. IF IN DECIMAL MODE Z FLAG IS INVALID.
   ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT

X INDEX X
Y INDEX Y
A ACCUMULATOR
M MEMORY PER EFFECTIVE ADDRESS
Ms MEMORY PER STACK POINTER

+ ADD
− SUBTRACT
∧ AND
∨ OR
⊻ EXCLUSIVE OR
↑ MODIFIED
– NOT MODIFIED
M7 MEMORY BIT 7
M6 MEMORY BIT 6

N CYCLES
NO BYTES

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes



6510 MEMORY MAP

APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.